

利用Quartus-II进行仿真实验

原创

管它的  于 2021-03-30 20:47:01 发布  3410  收藏 44

分类专栏: [嵌入式系统](#) 文章标签: [嵌入式](#)

版权声明: 本文为博主原创文章, 遵循 [CC 4.0 BY-SA](#) 版权协议, 转载请附上原文出处链接和本声明。

本文链接: <https://blog.csdn.net/qqq080/article/details/115335523>

版权



[嵌入式系统](#) 专栏收录该内容

28 篇文章 2 订阅

订阅专栏

目录

一、设计D触发器

- 1.新建工程
- 2.创建原理图
- 3.编译原理图
- 4.创建VWF文件
- 5.波形仿真

二、调用D触发器电路

- 1.新建工程
- 2.创建原理图
- 3.编译原理图
- 4.创建VWF文件
- 5.波形仿真

三、用Verilog语言写D触发器

- 1.新建工程
- 2.写Verilog文件
- 3.Modelism手动仿真
- 4.波形仿真

实验目的:

- 1.在 Quartus-II 中自己用门电路设计一个D触发器, 并进行仿真, 时序波形验证。
- 2.在 Quartus-II 中直接调用一个D触发器电路, 进行仿真, 时序波形验证, 与1做比较;
- 3.在 Quartus-II用Verilog语言写一个D触发器, 进行仿真验证, 与2做比较;

实验环境: Quartus-II安装

参考资料: [使用](#)

一、设计D触发器

1.新建工程

找到File——》new project W...——》next

然后进行以下操作，其余全是next

New Project Wizard

Directory, Name, Top-Level Entity [page 1 of 5]

What is the working directory for this project? **工程路径**

E:/01work_area/IOT_homework2/qrs4/Q1 ...

What is the name of this project? **工程名**

What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file.

Use Existing Project Settings...

< Back Next > Finish Cancel Help

这里不用选，直接next

New Project Wizard

Add Files [page 2 of 5]

Select the design files you want to include in the project. Click Add All to add all design files in the project directory to the project.
Note: you can always add design files to the project later.

File name: **已有工程设计文件, 没有就不选择** ... Add

File Name	Type	Library	Design Entry/Synthesis Tool	HDL Version
-----------	------	---------	-----------------------------	-------------

Add All Remove Up Down Properties

Specify the path names of any non-default libraries.

< Back

Next >

Finish

Cancel

Help

New Project Wizard

Family & Device Settings [page 3 of 5]

Select the family and device you want to target for compilation.
You can install additional device support with the Install Devices command on the Tools menu.

Device family

Family: Cyclone IV E

Devices: All

选择芯片系列

Show in 'Available devices' list

Package: Any

Pin count: Any

Speed grade: Any

Name filter: EP4CE115F29C7

Show advanced devices 搜索芯片

Target device

- Auto device selected by the Fitter
 Specific device selected in 'Available devices' list
 Other: n/a

Available devices:

Name	Core Voltage	LEs	User I/Os	Memory Bits	Embedded multiplier 9-bit element
EP4CE115F29C7	1.2V	114480	529	3981312	532

选择芯片

< Back

Next >

Finish

Cancel

Help


New Project Wizard

Summary [page 5 of 5]

创建的工程信息



When you click Finish, the project will be created with the following settings:


Project directory:	E:/01work_area/IOT_homework2/qrs4/Q1
Project name:	D_chufaqi
Top-level design entity:	D_chufaqi
Number of files added:	0
Number of user libraries added:	0
Device assignments:	
Family name:	Cyclone IV E
Device:	EP4CE115F29C7
EDA tools:	
Design entry/synthesis:	<None> (<None>)
Simulation:	<None> (<None>)
Timing analysis:	()
Operating conditions:	
VCCINT voltage:	1.2V




2.创建原理图

先点击File——》new
然后如下






电路图如下



然后点击左上角的保存按钮保存。

3.编译原理图

启动编译，无错误后





```


Type ID Message
*****
> Running Quartus II 64-Bit Analysis & Synthesis
Command: quartus_map --read_settings_files=on --write_settings_files=off D_chufaqi -c D_chufaqi
20030 Parallel compilation is enabled and will use 8 of the 8 processors detected
> 12021 Found 1 design units, including 1 entities, in source file d_chufaqi.bdf
> 12127 Elaborating entity "D_chufaqi" for the top level hierarchy
> 286030 Timing-Driven Synthesis is running
> 16010 Generating hard_block partition "hard_block:auto_generated_inst"
> 21057 Implemented 6 device resources after synthesis - the final resource count might be different
> Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings

```

<https://blog.csdn.net/qqq080>


查看硬件电路图： 点击Tools——》Netlist Viewers——》RTL Viewer
 network2/qrs4/Q1/D_chufaqi - D_chufaqi






4.创建VWF文件




点击File——》new——》University Program VWF




点击Edit——》Insert——》Insert Node or Bus...



然后按照以下操作







设置完成后保存文件，File——》Save


5.波形仿真




回到主界面，先将Modelism添加到编译器中







回到主界面，让编译器编译









无错误后



为了同后面对比，这里吧D输入调成一样的






功能仿真



时序仿真


需要一下操作
到主界面点击






ng operations beginning

然后到VMF中，





二、调用D触发器电路

1.新建工程


新建工程和上面的一样。

2.创建原理图

步骤一样，在选择器件时，直接选择D触发器。

搜索 `dff`，调用D触发器。


原理图如下



<https://blog.csdn.net/qqq080>

3.编译原理图

步骤一样，编译后查看一下原理图。



<https://blog.csdn.net/qqq080> 100% 00:00:03


4.创建VWF文件


更上面步骤一样。

5.波形仿真


依然和上面一样。

功能仿真





时序仿真




三、用Verilog语言写D触发器

1.新建工程

依然和前面的一样

2.写Verilog文件



写入以下代码

//dwave是工程文件名，需要根据工程名来改变

```
module dwave(d,clk,q);
    input d;
    input clk;
    output q;


    reg q;

    always @ (posedge clk)//我们用正的时钟沿做它的敏感信号
    begin
        q <= d;//上升沿有效的时候，把d捕获到q
    end
endmodule
```

然后编译并保存


3.Modelism手动仿真

- 在刚刚创建的Quartus工程下创建tb文件夹
- 打开Modelism软件
- 点击File——》Change Directory——》选择tb文件夹
- File——》New——》Project




①添加现存文件


②创建新文件



将之前Quartus编译得到文件加入到工程里面。



新建文件dwave_b.v



代码如下

```
//测试代码
`timescale 1ns / 1ns

module dwave_tb;
    reg clk,d;
    wire q;

    dwave u1(.d(d),.clk(clk),.q(q));

    initial
    begin
        clk = 1;
        d <= 0;
        forever
        begin
            #60 d <= 1; //人为生成毛刺
            #22 d <= 0;
            #2 d <= 1;
            #2 d <= 0;
            #16 d <= 0; //维持16ns的低电平，然后让它做周期性的循环
        end
    end

    always #20 clk <= ~clk; //半周期为20ns,全周期为40ns的一个信号
endmodule
```

编译它们。

The screenshot shows a Verilog IDE with the following components:



- Menu Bar:** File, Edit, View, Compile, Simulate, Add, Source, Tools, Layout, Bookmarks, Window, Help. A red arrow points to the 'Compile' menu, with the text '全编译' (Compile All) written above it.
- Toolbar:** Contains various icons for file operations and simulation.
- Project Browser:** Shows a project named 'E:/01work_area/IOT_homework2/qrs4/Q3/tb/dwave'. It lists two files: 'D_chufaqi_verilog.v' (Verilog 0, 04/06/2021 09:36:17) and 'dwave_b.v' (Verilog 1, 04/06/2021 09:56:50).
- Code Editor:** Displays the Verilog code for 'D_chufaqi_verilog.v'. The code is as follows:

```
1 //D_chufaqi_verilog.v
2 module D_chufaqi_verilog(d,clk,q);
3     input d;
4     input clk;
5     output q;
6
7     reg q;
8
9     always @ (posedge clk)
10    begin
11        q <= d;
12    end
13 endmodule
14
```
- Transcript Window:** Shows the compilation results:


```
# Compile of D_chufaqi_verilog.v was successful.
# Compile of dwave_b.v was successful.
# 2 compiles, 0 failed with no errors.
```


4.波形仿真

开始仿真




右键点击工程名，添加波形





设置好时间为1ms，点击旁边的按钮



会出现和上面差不多的波形。

我这出现了些错误，正在寻求解决

Error loading design